

# Printed Indium Gallium Zinc Oxide Transistors. Self-Assembled Nanodielectric Effects on Low-Temperature Combustion Growth and Carrier Mobility


Ken Everaerts,<sup>†</sup> Li Zeng,<sup>#</sup> Jonathan W. Hennek,<sup>†</sup> Diana I. Camacho,<sup>†</sup> Deep Jariwala,<sup>‡</sup> Michael J. Bedzyk,<sup>‡,⊥,#</sup> Mark C. Hersam,<sup>\*,‡,†,§</sup> and Tobin J. Marks<sup>\*,†,‡</sup>

<sup>†</sup>Department of Chemistry, <sup>‡</sup>Department of Materials Science and Engineering, <sup>§</sup>Department of Medicine, <sup>⊥</sup>Department of Physics and Astronomy, and <sup>#</sup>Graduate Program in Applied Physics, Northwestern University, Evanston, Illinois 60208, United States

## Supporting Information

**ABSTRACT:** Solution-processed amorphous oxide semiconductors (AOSs) are emerging as important electronic materials for displays and transparent electronics. We report here on the fabrication, microstructure, and performance characteristics of inkjet-printed, low-temperature combustion-processed, amorphous indium gallium zinc oxide (a-IGZO) thin-film transistors (TFTs) grown on solution-processed hafnia self-assembled nanodielectrics (Hf-SANDs). TFT performance for devices processed below 300 °C includes >4× enhancement in electron mobility ( $\mu_{FE}$ ) on Hf-SAND versus SiO<sub>2</sub> or ALD-HfO<sub>2</sub> gate dielectrics, while other metrics such as subthreshold swing (SS), current on:off ratio ( $I_{ON}:I_{OFF}$ ), threshold voltage ( $V_{th}$ ), and gate leakage current ( $I_g$ ) are unchanged or enhanced. Thus, low voltage IGZO/SAND TFT operation (<2 V) is possible with  $I_{ON}:I_{OFF} = 10^7$ , SS = 125 mV/dec, near-zero  $V_{th}$ , and large electron mobility,  $\mu_{FE}(avg) = 20.6 \pm 4.3 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ ,  $\mu_{FE}(max) = 50 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ . Furthermore, X-ray diffraction analysis indicates that the 300 °C IGZO combustion processing leaves the underlying Hf-SAND microstructure and capacitance intact. This work establishes the compatibility and advantages of all-solution, low-temperature fabrication of inkjet-printed, combustion-derived high-mobility IGZO TFTs integrated with self-assembled hybrid organic–inorganic nanodielectrics.

**KEYWORDS:** hybrid dielectric, inkjet-printing, amorphous oxide field-effect transistor, low-voltage electronics, electron mobility, thin-film transistor



## INTRODUCTION

Inorganic amorphous oxide semiconductors (AOSs) such as indium gallium zinc oxide (IGZO) are poised for widespread commercial application in liquid crystal display (LCD) thin-film transistor (TFT) backplane circuitry as a replacement for hydrogenated amorphous silicon.<sup>1–5</sup> To date, AOSs offer attractive physical and electronic properties versus other unconventional electronic materials such as organic small molecules and polymers, or nanomaterials.<sup>1,2,6–10</sup> AOS properties such as large electron mobilities, good device stability and lifetime, solution-processability, optical transparency, mechanical flexibility, and relatively simple syntheses are hallmarks of these materials.<sup>1,2,6,7,11–19</sup> Therefore, significant research efforts have focused on investigating, understanding, and optimizing AOSs for technology insertion.<sup>1,2,20–26</sup> Note that although many AOS applications (e.g., LCD backplanes) currently rely on capital-intensive vacuum sputter deposition of the semiconductor layer, additive solution-based printing techniques offer the possibility of producing electronics at higher throughput as well as with reduced cost and waste.<sup>3–5,12,27–31</sup> Nevertheless, current-generation solution-processing technologies (e.g., sol–gel) are not optimal because of the high required


temperatures, which are incompatible with typical flexible polymer substrates, and the presence of extraneous solvents, precursor counterions and/or organic ligands which may remain as performance-degrading contaminants.<sup>13–15,27,32</sup> Thus, for AOS solution processing methods, extensive research has focused on reducing film growth/densification temperatures, on developing compatible patterning methods, and on enhancing TFT metrics such as electron mobility ( $\mu_{FE}$ ), subthreshold swing (SS), current on:off ratio ( $I_{ON}:I_{OFF}$ ), threshold voltage ( $V_{th}$ ), and gate leakage current ( $I_g$ ).

With regard to materials strategies to enhance TFT performance and power efficiency, incorporating higher capacitance gate dielectrics ( $C_v$ , eq 1) and maximizing the field-effect mobility ( $\mu_{FE}$ , eq 2) are of great importance.<sup>33</sup> This combination will ensure higher drive currents ( $I_{ds}$ ) at lower operating voltages ( $V_g$ ,  $V_{th}$ ), for a given device architecture, and is essential for low-power portable applications such as RF-ID tags, sensors, integrated logic circuits, and consumer electronics

Received: August 25, 2013

Accepted: October 30, 2013

Published: November 4, 2013



**Figure 1.** Self-assembled nanodielectric (SAND) gate dielectric structures. (a) Halosilane-derived Type II SAND;<sup>43</sup> (b) Vapor-deposited V-SAND/VA-SAND.<sup>44,45</sup> (c) Zirconia/hafnia-phosphonate-derived Zr-/Hf-SAND.<sup>46,47</sup> PAE = 4-[[4-[bis(2-hydroxyethyl)-amino]phenyl]diazanyl]-1-[4-(diethoxyphosphoryl) benzyl]pyridinium bromide.

applications such as computers, tablets, and cellular telephone displays. Recent reports on IGZO transistors have focused on substrate and gate dielectric materials, including those offering some degree of mechanical flexibility and optical transparency.<sup>1,7,14,18,34</sup> However, little work has incorporated inkjet printing.

$$C_i = \frac{C}{A} = \frac{\epsilon_0 k}{d} \quad (1)$$


$$I_{ds} = \left( \frac{W}{2L} \right) C_i \mu_{FE} (V_g - V_{th})^2 \quad (2)$$

A notable exception is a 2009 report that describes inkjet-printed IGZO films on SiO<sub>2</sub> annealed at 450 °C that showed a mobility of  $\sim 0.03 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ .<sup>1,30</sup> Other metrics for these devices were  $I_{ON}:I_{OFF} = 10^4$ , on current = 0.1 mA,  $V_{th} = 6.2 \text{ V}$ , and subthreshold swing (SS) = 1500 mV/dec over a  $V_{ds}$  range of 5–10 V.<sup>1,30</sup> Although this work was an advance for oxide inkjet printing, these metrics are not competitive with a-Si:H technologies that provide  $\mu_e \approx 1 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ .<sup>2</sup> In the same year, inkjet printing was reported to produce high-performance zinc indium tin oxide (ZITO; closely related to IGZO) TFTs with field-effect mobilities near  $30 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ ,  $I_{ON}:I_{OFF} = 10^5$ ,  $V_{th} = 2.0 \text{ V}$ , and  $I_{ds} \sim 1 \text{ mA}$ .<sup>28</sup> However, the channel width: length ratio (W:L) used was only 7:1, less than the preferred 20:1 used in the present study, and known to yield mobilities overestimated by 2× or more.<sup>35</sup> Furthermore, the best gate ( $V_g$ ) and source–drain bias ( $V_{ds}$ ) voltages exceeded 40 V because of the low capacitance dielectric used, and 600 °C annealing was required to obtain the reported TFT performance.<sup>28</sup> Such processing temperatures are incompatible with flexible or disposable substrates such as plastics,<sup>36,37</sup> and lower temperatures did not afford useful device performance.<sup>28</sup>

Recently, a “sol–gel on-chip” approach was used for indium zinc oxide (IZO) and IGZO transistors, resulting in devices with  $\mu_{FE}$  as high as  $10 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  and  $5 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , respectively, using solution-based spin-coating and relatively mild annealing temperatures ( $\leq 275 \text{ }^\circ\text{C}$ ).<sup>38</sup> Device reproducibility/uniformity was excellent, and threshold voltages were

centered near 0 V. Nevertheless, TFT fabrication in this case first requires the synthesis of an elaborate organometallic precursor for each metal ion, and this process has not yet been used with inkjet-printing. A 2012 report explored alternative routes to low-temperature sol–gel densification using deep-UV radiation ( $\lambda = 254$  and  $185 \text{ nm}$ ) to produce IGZO, IZO, and In<sub>2</sub>O<sub>3</sub> TFTs with mobilities up to  $14 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  on an alumina gate dielectric.<sup>39</sup> TFT performance metrics included SS = 97 mV/dec,  $I_{ON}:I_{OFF} = 10^6$ ,  $\mu_{avg} \sim 9 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ ,  $I_{ds} = 0.1 \text{ mA}$ , and  $V_{th} = 2.7 \text{ V}$  at  $V_{ds} = 5\text{--}10 \text{ V}$ . Substrate temperatures reached  $\sim 160 \text{ }^\circ\text{C}$  during UV exposure, which was later reported to be essential for these metrics. Indeed, comparable TFT performance could also be achieved with 350 °C thermal-only processing.

We recently reported a fundamentally different, low-temperature “combustion chemistry” approach to AOS sol–gel processing.<sup>14</sup> This technique utilizes local, intrafilm exothermic processes to densify AOS thin films in situ, thereby significantly reducing the external heat required for TFT-quality films. Using acetylacetone as the fuel and metal nitrate salts as oxidizers, films of In<sub>2</sub>O<sub>3</sub>, IZO, and zinc tin oxide (ZTO) were efficiently prepared. In<sub>2</sub>O<sub>3</sub> TFTs with large  $\mu_{FE}$  values of  $13 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  were achieved, with more complex oxides, including ZTO and IZO, exhibiting comparable TFT metrics. Thermal analysis of the combustion process indicates abrupt and essentially complete mass loss/densification at far lower temperatures than possible by conventional sol–gel processes (e.g., at 200–300 °C vs 500–600 °C).<sup>1</sup> Note that using solution-processed amorphous-alumina as the gate dielectric rather than 300 nm SiO<sub>2</sub> increases the In<sub>2</sub>O<sub>3</sub> electron mobility from  $1 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  to  $13 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  for 200 °C processing, and from  $3.3 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  to nearly  $40 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  for 250 °C processing of the spin-coated thin films. The increased mobility is primarily attributable to lower interface trap densities at the amorphous-alumina dielectric–semiconductor interface, estimated from subthreshold swing data.<sup>14</sup> Shortly thereafter, it was reported that inkjet-printed, conventionally processed sol–gel IGZO films had mobilities of  $2.5 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  in a bottom S-D



**Figure 2.** Amorphous IGZO TFT deposition protocol with maximum process temperatures denoted at each step (components not to scale).

contact configuration with a  $\text{SiO}_2$  gate dielectric, setting a performance benchmark for printed IGZO TFTs at the time.<sup>12</sup>

The dramatically increased AOS mobility enabled by the aforementioned amorphous-alumina gate dielectric exemplifies the need to better understand and optimize dielectric-semiconductor interfaces. The rapid emergence of unconventional semiconductor and dielectric materials over the past decade<sup>1,2,8,9,33,40–42</sup> presents opportunities for dielectric-semiconductor interfacial control. For example, we have developed a series of self-assembled nanodielectrics (SANDs) that are customized for hydrocarbon solution growth (Figure 1a),<sup>43</sup> vapor phase growth (Figure 1b),<sup>44,45</sup> or solution growth under ambient conditions<sup>46,47</sup> (Figure 1c).

Each class offers modular tunability, high capacitance, low leakage currents, structural regularity, smooth surfaces, good environmental/thermal stability, radiation hardness, and facile integration with diverse organic, inorganic, and nanomaterial semiconductors.<sup>33,41–43,45–52</sup> In general, these materials significantly enhance TFT metrics such as mobility and suppress trapped charge.<sup>42,52–54</sup> The impressive properties raise the intriguing question of whether combining SANDs with combustion AOS processing is possible, in view of the temperatures involved, whether the SAND microstructure, high capacitance, and low leakage currents are preserved under these conditions, and whether high-performance TFTs can be realized via all solution-processing.

It will be seen here that combining inkjet-printed, 300 °C combustion processed a-IGZO films with a multilayer Hf-SAND<sup>47</sup> gate dielectric affords average saturation field-effect mobilities ( $\mu_{\text{FE}}(\text{avg})$ ) of  $20.6 \pm 4.3 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , with some devices achieving mobilities as high as  $50 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ . In contrast, comparably processed a-IGZO devices fabricated on  $\text{SiO}_2$  or ALD- $\text{HfO}_x$  gate dielectrics exhibit  $\mu_{\text{FE}}(\text{avg}) = 2.9 \pm 2.1 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  and  $4.0 \pm 2.4 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , respectively.<sup>12–14,27,32</sup> These results illustrate that Hf-SAND-gated devices retain dielectric integrity under AOS combustion processing conditions and provide electron mobilities nearly 10x greater than possible with inkjet-printed conventionally processed IGZO


sol-gel thin films.<sup>12</sup> In addition, the inkjet-printed combustion IGZO TFTs simultaneously attain competitive transistor performance benchmarks such as low voltage (<2 V) operation,  $I_{\text{ON}}:I_{\text{OFF}} = 10^7$ , excellent subthreshold swing = 125 mV/dec, and near zero  $V_{\text{th}}$ .

## RESULTS AND DISCUSSION

In the following sections, we first discuss the SAND dielectric and ALD- $\text{HfO}_x$  processing strategies and the properties of the resulting materials. A detailed discussion of TFT fabrication follows including examination of the microstructural and electronic properties. Finally, we summarize significant results, and provide suggestions for future exploration.

**Dielectric Fabrication.** The layer-by-layer deposition of Hf-SAND (Figure 2) begins by first cutting and solvent cleaning a heavily doped native oxide Si wafer inside a Class 10 HEPA filtered clean hood to avoid particle contamination. After activating the substrate surface with an air plasma, four alternating layers of self-assembled organic  $\pi$ -layer (PAE)<sup>46</sup> and  $\text{HfO}_x$  are grown from solution to obtain the final Hf-SAND-4 coated substrates.<sup>47</sup> The control  $\text{HfO}_x$  gate dielectric was grown by 170 ALD cycles at 150 °C (similar to the maximum process temperature of the Hf-SAND) using a  $\text{Hf}(\text{NMe}_2)_4$  precursor and affords a calibrated growth rate of  $\sim 0.9 \text{ \AA}/\text{cycle}$ . The dielectric thickness was  $15.8 \pm 0.3 \text{ nm}$  as obtained by ellipsometry. After the Hf-SAND and  $\text{HfO}_x$  deposition, all three dielectrics ( $\text{SiO}_2$ ,  $\text{HfO}_x$ , Hf-SAND) were processed in parallel for the remaining steps of the IGZO transistor fabrication.

**a-IGZO TFT Fabrication.** Individual 0.0125 M combustion sol-gel precursors, which are derived from metal nitrate salts ( $\text{In}(\text{NO}_3)_3 \cdot x\text{H}_2\text{O}$ ;  $\text{Zn}(\text{NO}_3)_2 \cdot 6\text{H}_2\text{O}$ ;  $\text{Ga}(\text{NO}_3)_3 \cdot x\text{H}_2\text{O}$ ), are mixed and stirred (see Experimental Section), aged overnight, and then combined in a 72.5:7.5:20 atom % ratio (In:Ga:Zn)  $\sim 2 \text{ h}$  before inkjet printing. This a-IGZO composition was chosen to achieve maximum mobility while maintaining stable and reproducible  $I_{\text{ON}}:I_{\text{OFF}}$  and  $V_{\text{th}}$ .<sup>27,32</sup> Under these synthetic conditions, the IGZO films are amorphous by XRD and



**Figure 3.** (a) Cross-section schematic of the combustion a-IGZO/Hf-SAND device structure examined in this study (components not to scale); (b) optical micrograph of a completed inkjet-printed a-IGZO transistor on Hf-SAND (white dashed line denotes approximate boundary of the printed a-IGZO line); (c) capacitor array near the a-IGZO line used for extraction of the dielectric capacitance (white dashed line denotes approximate boundary of printed a-IGZO line).

**Table 1.** IGZO TFT Device Parameters As a Function of Dielectric Type, Averaged over Five Devices in Each Category


dielectric	$d$ (nm)	$C_i$ (nF/cm <sup>2</sup> )	$V_{DS}$ (V)	$\mu_{FE}$ (cm <sup>2</sup> /(V s))	$I_{ON}$ (mA)	$I_{ON}:I_{OFF}$	$V_{th}$ (V)	SS (mV/dec)	$g_m^a$ ( $\mu$ S)
SiO <sub>2</sub> /Si	300	11	100	3	3.7	$7 \times 10^6$	14	4700	40
ALD HfO <sub>2</sub>	16	590	1	4	0.13	$2 \times 10^6$	0.4	200	50
Hf-SAND-4	13	605 <sup>b</sup>	1	20	0.67	$1.3 \times 10^7$	0.0	190	300

<sup>a</sup> $g_m = dI_{ds}/dV_g$ . <sup>b</sup>635 nF/cm<sup>2</sup> upper estimate from XRR-derived cross-section profiles.

selected area electron diffraction.<sup>27</sup> After briefly activating the dielectric surface with an air plasma, rectangular patterns of IGZO were printed with a Dimatix materials printer and processed at 300 °C for 20 min. A total of 5 layers were printed in regular succession, with the final IGZO layer annealed at 300 °C in a humidity controlled box at 45% R.H. The maximum process temperature for the entire fabrication was 300 °C, and the process flow with corresponding maximum process temperatures at each step is depicted in Figure 2. Representative device cross-sections and optical micrographs of devices reported in this study are shown in Figure 3. Finally, a series of devices were measured for each dielectric type and used to extract the average electrical properties detailed in Table 1.

**Electrical Properties of Inkjet Printed IGZO Transistors.** To evaluate the device metrics of the a-IGZO/Hf-SAND TFTs, a-IGZO/SiO<sub>2</sub> devices were initially fabricated as controls. The dramatic differences in device performance observed versus Hf-SAND motivated including ALD-HfO<sub>x</sub> as a secondary control since the capacitance approximates that of Hf-SAND (see the Supporting Information, Figure S1). Table 1 summarizes relevant device performance metrics including field-effect mobility ( $\mu_{FE}$ ), subthreshold swing (SS), transconductance ( $g_m$ ), on state S-D current ( $I_{ds}$ ), current on:off ratio ( $I_{ON}:I_{OFF}$ ), dielectric capacitance ( $C_i$ ), and threshold voltage ( $V_{th}$ ). As depicted in the overlay transfer plot of three different a-IGZO TFTs in Figure 4a, the Hf-SAND-gated TFT outperforms the others by a significant margin, with equivalent on state  $I_{ds}$  as the SiO<sub>2</sub> control and nearly 8× the  $I_{ds}$  of ALD-HfO<sub>x</sub>. This results in calculated electron mobilities (eq 3)<sup>13</sup> ~4× larger than on SiO<sub>2</sub>, and more than double those of ALD-HfO<sub>x</sub> as compared to the Hf-SAND-4/a-IGZO devices.

$$\mu_{FE} = \frac{2L}{WC_i} \left( \frac{\partial \sqrt{I_{ds}}}{\partial V_g} \right) \quad (3)$$




**Figure 4.** (a) Semi-log transfer plot overlay of inkjet-printed IGZO transistors on the three dielectrics examined in this study; (b) average field-effect electron mobilities of the devices constructed during this study as a function of dielectric type.

The  $I_{ds}$  differences between the HfO<sub>x</sub> and Hf-SAND gated TFTs are observed even though the capacitances ( $C_i$ ) are dissimilar. The ALD-HfO<sub>x</sub> exhibits an areal  $C_i$  of ~590 nF/cm<sup>2</sup>, whereas the multilayer Hf-SAND-4  $C_i$  is ~605 ± 30 nF/cm<sup>2</sup> (see Figure S1a in the Supporting Information). This offers the possibility of driving the TFTs at similar gate fields and voltage biasing conditions, eliminating additional variables that may affect the a-IGZO transport properties. The frequency dependent capacitance response of Hf-SAND can be found in the Supporting Information (Figure S3).

Subthreshold swing metrics appear to be substantially enhanced when moving to the thinner, higher capacitance dielectric materials (vs  $C_i = 11$  nF/cm<sup>2</sup> for 300 nm SiO<sub>2</sub>). In fact, both ALD-HfO<sub>x</sub> and Hf-SAND-4 gated TFTs exhibit comparable average SS (eq 4) of ~200 mV/dec, which is near the literature benchmark values for IGZO.<sup>1,2</sup> Several “champion” Hf-SAND devices exhibit SS ~125 mV/dec, which is impressive for the low-temperature solution processing utilized. This likely reflects low levels of interface traps in the

$$SS = \frac{\partial V_g}{\partial \log I_{ds}} \quad (4)$$



**Figure 5.** Semi-log transfer and linear output plots for representative a-IGZO transistors and their subthreshold swing (SS) metrics as a function of indicated dielectric material; (a, d) Hf-SAND, (b, e) ALD-grown  $\text{HfO}_2$ , (c, f) 300 nm  $\text{SiO}_2/\text{Si}$  wafers.

thinner Hf-SAND layers in addition to the increased capacitance.<sup>2,17,55</sup> The SS also decreases more than an order of magnitude versus the  $\text{SiO}_2$  control, which is on average greater than 4 V/dec. Note also that the operating voltage of the devices has decreased by nearly 2 orders of magnitude on Hf-SAND and ALD- $\text{HfO}_x$  versus  $\text{SiO}_2$  (Figures 4a and 5). The integration of IGZO with Hf-SAND therefore enables device operation at only 2 V while still maintaining an  $I_{\text{ds}}$  value of greater than 1 mA and near 0 V  $V_{\text{th}}$ .


Note that  $I_{\text{ON}}:I_{\text{OFF}}$  is also very large for the a-IGZO/Hf-SAND TFT ( $\sim 1 \times 10^7$ ), and shows very little deviation from the controls (average  $I_{\text{ON}}:I_{\text{OFF}} = 4.5 \times 10^6$ ). It is remarkable that the  $I_{\text{ON}}:I_{\text{OFF}}$  is not severely gate leakage current limited even though the dielectric is processed entirely from solution (at 150 °C maximum process  $T$ ), is  $\sim 13$  nm thick, and that the devices are large (TFT channel  $L \times W = 50 \times 1000 \mu\text{m}$ , Figure 3b). Gate leakage ( $I_{\text{g}}$ ) is typically  $< 10$  nA even at the extremes of the biasing window ( $V_{\text{g}} = 2$  V, see Figure S2 in the Supporting Information). Although  $I_{\text{ON}}:I_{\text{OFF}}$  is indeed large for all devices in this study, the Hf-SAND-gated devices maintain large  $I_{\text{ds}}$  with high mobility as well, which should be sufficient to drive active matrix display pixels, logic-based/integrated circuit networks, or other post-Si electronic technologies.<sup>1,2</sup> The average  $I_{\text{ON}}$  for the a-IGZO/Hf-SAND devices is just under 1 mA (Table 1), although 1–2 mA on currents are possible at sub-2 V operation in many devices (see Figure 5d).

The threshold voltage for the present a-IGZO/Hf-SAND TFTs is also essentially zero, whereas the ALD- $\text{HfO}_x$  TFTs have a slightly positive, but still small  $V_{\text{th}} = +0.4$  V (Table 1). As expected because of interface traps and the large operating voltages necessary for the  $\text{SiO}_2$ -gated TFTs,  $V_{\text{th}} = +14$  V.<sup>2</sup> This  $V_{\text{th}}$  on  $\text{SiO}_2$  is also near the value for well-optimized a-IGZO/ $\text{SiO}_2$  TFTs.<sup>27</sup> The near-zero  $V_{\text{th}}$  on Hf-SAND, indicating low levels of dielectric fixed charge and bulk trap states,<sup>2,17,55</sup> along with sub-2 V operation, further reinforce the possibility of producing very low-power, high-performance devices with a-IGZO/Hf-SAND.<sup>2,17,56–61</sup> Next, the microstructural and morphological properties of the a-IGZO/Hf-SAND devices are examined to better understand the device performance.


### Physical Properties of Inkjet-Printed IGZO Transistors.

AFM is first used to study the morphology of the printed a-IGZO thin films and the underlying dielectric. X-ray reflectivity (XRR) analysis is then used to probe the nanostructure of the underlying Hf-SAND multilayer before and after the combustion process, as well as the properties of the printed a-IGZO. Finally, X-ray photoelectron spectroscopy (XPS) is used to extract a-IGZO chemical composition in a completed device.

**AFM Characterization.** In Figure 6, AFM scans of the annealed, inkjet-printed a-IGZO on Hf-SAND-4 (a, b) and on 300 nm  $\text{SiO}_2$  (c, d) are shown. There is little detectable difference between the images for the large area and small area scans, with no evidence of microstructure or grain boundaries. a-IGZO rms roughness values are  $\sim 2$  Å for the Hf-SAND-4 and  $\text{SiO}_2$  substrates, indicating well-formed continuous films,



**Figure 6.** (a)  $1 \times 1 \mu\text{m}$  and (b)  $10 \times 10 \mu\text{m}$  tapping mode AFM scans of inkjet printed a-IGZO on Hf-SAND-4; (c)  $1 \times 1 \mu\text{m}$  and (d)  $10 \times 10 \mu\text{m}$  tapping mode AFM scans of inkjet printed a-IGZO on 300 nm  $\text{SiO}_2$ .



**Figure 7.** (a) X-ray reflectivity (XRR) of a-IGZO-coated Hf-SAND-4 (red) and Hf-SAND-4 only (blue) substrates produced in this study. Best-fit results are shown in black; (b) Corresponding electron density profiles normalized to the bulk Si density of the device structures obtained by XRR, (red) a-IGZO-coated Hf-SAND-4, (blue) Hf-SAND only. Substrates are  $\langle 100 \rangle$  polished Si.

consistent with earlier reports that combustion-processed AOS films are smooth and conformal.<sup>12–15,32</sup> AFM scans of the uncoated dielectrics also reveal very smooth surfaces, with ALD-HfO<sub>x</sub> exhibiting an rms roughness of  $\sim 2.6$  Å (see Figure S3 in the Supporting Information) and Hf-SAND-4 having an rms roughness of 1.3 Å.<sup>47</sup> The slightly rougher ALD-HfO<sub>x</sub> could conceivably affect the measured a-IGZO mobility given that the SiO<sub>2</sub> wafer roughness is typically  $\sim 2$  Å.<sup>62</sup>


**XRR Characterization.** X-ray reflectivity is an excellent tool to probe nanostructural order and electron density within semiconducting or insulating thin-films, especially SANDs.<sup>45–47,63–66</sup> In the present case, XRR measurements are critical to understanding any nanostructural changes occurring in Hf-SAND-4 as a result of the combustion processing, since significant changes could in principle affect thickness, capacitance, and the extracted electron mobility from eq 3. Underestimating the capacitance would result in overestimating the carrier mobility values. The Hf-SAND capacitance was measured as near to the printed a-IGZO line as possible ( $\leq 500$   $\mu\text{m}$  lateral distance, Figure 2c and Figure S1b in the Supporting Information) to minimize other artifacts that affect capacitance.

In earlier work, the dielectric properties and nanostructures of analogous zirconium oxide dielectrics (Zr-SANDs) were examined before and after high temperature annealing.<sup>46,67</sup> The initial SAND thickness decreases from  $\sim 115$  Å to  $\sim 100$  Å after 400 °C exposure for 30 min—roughly 13% of the total starting thickness. In contrast, XRR analysis<sup>67</sup> of combustion-processed a-IGZO/SAND TFTs shown in Figure 7 indicates only very slight shifts in the Hf-SAND structural features (indicated by the vertical dashed gray lines in Figure 7b) on printing and combustion processing the overlying a-IGZO layer at 300 °C for 20 min. Although the measured overall thickness is unchanged, as evidenced by the rightmost dashed gray line, some of the interior layers appear to shift by  $\sim 5$  Å. Assuming that the maximum total contraction of the four-layer dielectric is on this order (notwithstanding the data provided by the aforementioned gray line), and that the initial Hf-SAND-4 thickness is 130 Å as given by the blue curve in Figure 7b, this suggests the SAND under the a-IGZO contracts by at most 4% ( $125$  Å/ $130$  Å) of the total initial thickness under the combustion processing. Therefore, using the capacitance measured directly adjacent to the printed a-IGZO line ( $605$  nF/cm<sup>2</sup>) as a reference, and modeling an equivalent decrease in

thickness, this affords an effective capacitance increase of  $\sim 30$  nF/cm<sup>2</sup>, yielding a maximum total estimated capacitance of  $\sim 635$  nF/cm<sup>2</sup> under the a-IGZO line. Inserting this value into eq 3 yields statistically insignificant differences in the calculated mobility ( $\pm 5\%$ ,  $\pm \sim 1$  cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>), and thus does not impact the nearly 5-fold mobility enhancement observed between the a-IGZO/Hf-SAND-4 and the control dielectrics.

The XRR also offers insight into the properties of the a-IGZO. Although the fabrication protocols require printing five separate a-IGZO layers, no electron density deviations are evident in the rightmost region of the red upper curve in Figure 7b. This indicates a dense, uniform a-IGZO layer with a thickness of 27 Å (see Figure S4b in the Supporting Information), which should allow efficient coupling to the gate electrode.<sup>68</sup> Limited deviations in this thickness are observed between the different dielectrics, as well as the wetting properties of the IGZO precursor solution upon printing, which gives consistent printed line widths ( $\sim 800$   $\mu\text{m}$ ).

A recent publication by Wang et al. examined the effect of IGZO film thickness on TFT device performance.<sup>69</sup> When the IGZO film thickness was varied from 23 to 125 nm, they found that maximum performance occurs at a thickness of 55 nm, while thinner films become more sensitive to dielectric defects (interfacial roughness, charge traps), or atmospheric adsorbents (O<sub>2</sub>, CO<sub>2</sub>). In the present study, the combustion processed IGZO film thickness was intentionally kept low in order to minimize void formation during combustion gas evolution.<sup>13,14</sup> Although some controversy exists on the precise definition of thin-film combustion,<sup>70</sup> we stress that films derived from dilute precursor solutions are an effective approach to AOS technologies. The work by Wang et. al suggests that one explanation for the enhanced mobility we find with Hf-SAND may be the very thin IGZO films ( $\sim 30$  Å), and consequently, it is unlikely that small differences in IGZO thickness alone can be reasonably associated with the enhanced transistor performance presented in this study. This further implicates the Hf-SAND as the origin of the exceptional transistor performance. Additional XRR data can be viewed in the Supporting Information (see Figure S5 and Tables S1 and S2). Finally, given that the total Hf-SAND-4 thickness does not vary significantly in a-IGZO processing, it can be concluded that local combustion exothermicity is not severe enough to dramatically degrade the SAND microstructure.



**Figure 8.** (a) XPS survey scan of a 300 °C inkjet printed combustion-processed a-IGZO line on a Hf-SAND-4 coated Si substrate; (b) high-resolution O 1s XPS scan of inkjet printed IGZO (black) with model fits (color) on the same substrate.

**XPS Characterization.** Lastly, the chemical composition of the printed, combustion-processed a-IGZO lines were analyzed by XPS. An XPS survey scan is shown in Figure 8. All expected elements are clearly distinguishable (Figure 8a) with no obvious impurities. The high-resolution O 1s scan shown in Figure 8b is useful for assaying the extent of a-IGZO lattice densification.<sup>14,15,27,32</sup> The three subpeaks comprising the spectrum can be identified as:  $530.2 \pm 0.2$  eV, lattice M-O-M bonds (green);  $531.2 \pm 0.2$  eV, bulk and surface metal hydroxides (orange), and  $532.2 \pm 0.2$  eV, weakly bound surface adsorbates such as water or carbon dioxide (blue).<sup>15,27</sup> It is now well-established that AOS TFT charge transport is sensitive not only to the demsotu of M-O-M lattice formation within the film, but also to back channel surface adsorbates (the top a-IGZO-air interface), which is a function of device construction and geometry.<sup>55</sup> The relative O 1s subpeak ratios can be used to qualitatively assess the potential of the material for good TFT performance.<sup>27</sup> The dominant peak at  $\sim 530$  eV in Figure 8b indicates a densified AOS lattice in the TFT channel region, in contrast to the peak at  $\sim 532$  eV, which shows contributions from weakly bound back channel adsorbates. Neglecting relative intensity effects due to physical depth from the a-IGZO-air interface, the M-O-M subpeak to O 1s peak area ratio  $\eta_{\text{M-O-M}} = 0.40$ , is within the generally accepted range for good semiconductor performance.<sup>27</sup> Thus, the inkjet-printed, combustion-processed a-IGZO lines produced here are well-densified, and variations in a-IGZO/dielectric performance can reasonably be attributed to differences in the underlying dielectric.

**TFT Response as a Function of Gate Dielectric.** Although the low SS values for a-IGZO/ALD-HfO<sub>x</sub> and a-IGZO/Hf-SAND TFTs benefit from large capacitances and relatively low interface charge trap densities,<sup>2,14</sup> the mobility differences enabled by the two dielectrics reflects currently unresolved issues concerning how a-IGZO transport mechanisms are influenced by the gate dielectric.<sup>1,2,17,61,71–83</sup> The Hf-SAND-4 architecture has four separate  $\pi$ -organic layers by design, to enhance capacitance and minimize pinhole related leakage pathways, and comprises nearly 50% of the SAND thickness. It is possible that the significant organic content acts to offset pinholes between oxide nanolayers while suppressing/negating significant densities of charged oxide impurities at the dielectric-semiconductor interface.<sup>40,43,48</sup> Note that plausible a-IGZO mobility-limiting mechanisms originating in the underlying dielectric include Coulombic scattering because of ionized fixed charges, remote polar phonon scattering, and interfacial roughness.<sup>56,84</sup>

Recent studies have characterized the transport properties of a-IGZO TFTs having plasma-ALD grown TiO<sub>x</sub>/SiN<sub>x</sub> gate

dielectric bilayers.<sup>81</sup> Holding the SiN<sub>x</sub> thickness constant at 200 nm while varying the high-*k* TiO<sub>x</sub> thickness at the dielectric-IGZO interface from 2 to 8 nm, reveals that  $\mu_{\text{FE}}$  falls from  $9.9 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  (2 nm TiO<sub>x</sub>) to  $1.8 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  (8 nm TiO<sub>x</sub>) as the TiO<sub>x</sub> thickness is increased, while for SiN<sub>x</sub>-only devices  $\mu_{\text{FE}} = 12.5 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ .<sup>85</sup> These observations and the mobility temperature dependence as a function of TiO<sub>x</sub> thickness implicate Coulomb scattering because of immobile fixed charges in the bulk TiO<sub>x</sub> as limiting the a-IGZO  $\mu_{\text{FE}}$ . This mobility degradation occurs while the SS remains constant, similar to the Hf-SAND vs ALD-HfO<sub>x</sub> behavior observed in this study, and arguing that trapped interfacial charge remains nearly the same for the two dielectrics. Note that the uppermost layer of Hf-SAND in intimate contact with the a-IGZO channel is  $\sim 2$  nm of HfO<sub>x</sub> as measured by XRR (see Figure S4b in the Supporting Information), analogous to the higher mobility case described above with TiO<sub>x</sub>. HfO<sub>2</sub> properties other than fixed-charge Coulombic-scattering sites, such as polar phonons and interfacial roughness, could also affect the a-IGZO transport.<sup>2,10,16,17,46,84,85</sup> However, while differences in interfacial roughness measured by AFM, ALD-HfO<sub>x</sub> =  $\sim 3$  Å vs Hf-SAND =  $\sim 1.5$  Å, may contribute to carrier scattering because the TFT channel is in close proximity to the dielectric-IGZO interface,<sup>1,2,17,33,68,69</sup> it seems unlikely that the large mobility differences observed here can be attributed solely to interfacial roughness differences.

Further evidence for dielectric-specific a-IGZO scattering processes as observed here is provided by studies of sputter deposited TFTs having either 15 nm HfO<sub>x</sub> or bilayer SiO<sub>2</sub>/HfO<sub>2</sub> gate dielectrics (SiO<sub>2</sub> in contact with the IGZO). The electron mobility of the former is  $5\times$  smaller than the latter ( $1.4 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  vs  $7 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ ) and was attributed to greater Coulomb scattering in the former.<sup>56</sup> Yet another example is provided by sputtered IGZO TFTs having high-*k* HfO<sub>2</sub>, ZrO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub>, and Ta<sub>2</sub>O<sub>5</sub> dielectrics. It was reported that bulk dielectric trap states, as assayed by *C*-*V* hysteresis and *V*<sub>th</sub> shifts, depress  $\mu_{\text{FE}}$  and *I*<sub>ds</sub> most severely for HfO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub>.<sup>86</sup> Taken together, these results argue that the origin of SAND TFT mobility enhancement is related to low densities of Coulombic scattering centers and polar phonons, consistent with the hybrid organic-inorganic architecture,<sup>33,42</sup> and highlighting not only (a) the sensitivity of a-IGZO semiconductor transport to thick high-*k* oxide dielectric layers at the dielectric-semiconductor interface, which appears to be relatively insensitive to the specific growth technique, but also (b) the attraction of hybrid dielectric materials such as SANDs for maximizing applications-related AOS TFT performance. Combining synergistic advances in solution-based semiconductor and dielectric materials processing therefore affords high-perform-

ance a-IGZO TFTs with device metrics exceeding considerably those reported previously at such low processing temperatures and with inkjet printing.

## CONCLUSIONS

Hf-SAND is a promising gate dielectric to enable unconventional semiconducting materials, as illustrated here in combination with inkjet-printed, low-temperature combustion-processed amorphous IGZO. Low voltage IGZO/SAND TFT operation ( $<2$  V) is possible with  $I_{\text{ON}}:I_{\text{OFF}} = 10^7$ ,  $SS = 125$  mV/dec, near-zero  $V_{\text{th}}$ , and large electron mobility,  $\mu_{\text{FE}}(\text{avg}) = 20.6 \pm 4.3$   $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$ ,  $\mu_{\text{FE}}(\text{max}) = 50$   $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$ . Diffraction analysis indicates that the 300 °C IGZO combustion processing leaves the underlying Hf-SAND microstructure and capacitance essentially unchanged. Importantly, the local exothermicity of the combustion IGZO does not significantly affect the underlying dielectric, which is important for future integration strategies. We suggest that a-IGZO/Hf-SAND-4 is well-suited for display electronics and/or for other emerging transistor technologies where high performance is desired with moderate temperature based solution processing and printing. Overall, this work reveals the attributes of all-solution, low-temperature fabrication of inkjet-printed, combustion-derived high-mobility a-IGZO TFTs integrated with self-assembled hybrid organic–inorganic nanodielectrics.

## EXPERIMENTAL SECTION

**Hf-SAND Fabrication.** Hf-SAND and ALD-HfO<sub>x</sub> gate dielectrics utilized commercially available polished Si as substrates (WRS Materials, (100),  $n++$ , 0–0.018  $\Omega\text{-cm}$  resistivity), which are cut with wafer dicing tape (Semiconductor Equipment Corporation) to avoid particle contamination, and then ultrasonicated in acetone and isopropanol in a Class 10 HEPA filtered NuAire clean hood. Thermally oxidized Si/300 nm SiO<sub>2</sub> wafers used as controls were obtained from WRS Materials ( $\langle 100 \rangle$ ,  $p++$ , 1–5  $\Omega\text{-cm}$  resistivity). Immediately prior to spinning of the first HfO<sub>x</sub> sol–gel layer or ALD deposition, the substrates were exposed to an air plasma (550 mTorr chamber pressure, “high” power, Harrick PDC-32G) for 150 s to produce a clean, hydrophilic surface. Exposure to ambient was limited to  $<5$  min before either spin-coating or ALD chamber pump down. The sol–gel HfO<sub>x</sub> layers were spin-coated (5000 rpm, 30 s, 5015 rpm/s acceleration, Laurell Tech) and immediately placed on a 150 °C preheated hot plate for 40 min. Alternating layers of self-assembled organic  $\pi$ -layer (PAE)<sup>46</sup> and HfO<sub>x</sub> were deposited as described elsewhere<sup>47</sup> to obtain Hf-SAND-4 coated substrates. The control HfO<sub>x</sub> dielectric layer was grown by ALD (Cambridge NanoTech) using 170 cycles of Hf(NMe<sub>2</sub>)<sub>4</sub> precursor (Sigma-Aldrich) at 150 °C to yield a calibrated growth rate of  $\sim 0.9$  Å/cycle. The  $15.8 \pm 0.3$  nm film thickness was obtained by ellipsometry (J. A. Woollam M-2000). After the Hf-SAND and HfO<sub>x</sub> deposition, all three dielectrics (SiO<sub>2</sub>, HfO<sub>x</sub>, Hf-SAND) were processed in parallel for the remaining steps of the IGZO transistor fabrication.

**IGZO TFT Fabrication.** Before initiating the transistor fabrication, “combustion”-based sol–gel precursors were formulated by individually dissolving metal nitrate salts (176.1 mg In(NO<sub>3</sub>)<sub>3</sub>· $x$ H<sub>2</sub>O; 148.6 mg Zn(NO<sub>3</sub>)<sub>2</sub>·6H<sub>2</sub>O; 198.2 mg Ga(NO<sub>3</sub>)<sub>3</sub>· $x$ H<sub>2</sub>O) in 10 mL of anhydrous 2-methoxyethanol, followed by the addition of 55  $\mu\text{L}$  of aqueous NH<sub>3</sub> (14.5 M) and 100  $\mu\text{L}$  of acetylacetone under stirring. After the solutions were allowed to age overnight with stirring, the precursors were combined in a 72.5:7.5:20 atom % ratio (In:Ga:Zn)  $\sim 2$ h before inkjet printing at 0.0125 M solution concentration, which was stirred continuously at room temperature until use. All solutions were filtered through a 0.45  $\mu\text{m}$  PTFE syringe filter (Pall Acrodisc) before introduction into the printer cartridge. TFT fabrication was followed by cleaning/activating the dielectric surface with an air plasma (Harrick PDC-32G, 5 s, “medium” power, 550 mTorr chamber

pressure) and placing the substrates onto a preheated (60 °C) Dimatix printer platen (FujiFilm Dimatix DMP-2800). The initial a-IGZO lines (two 8 mm  $\times$  2 mm rectangles horizontally separated by 3 mm) were printed on the substrates and immediately placed onto a preheated 300 °C hot plate for 20 min. Subsequent layers (5 total) were printed by removing the substrate from the hot plate and placing directly on the 60 °C printer platen. The alignment procedure (typically 2–3 min) allowed the substrate temperature to equilibrate with the platen before the next IGZO layer was deposited. The final (5th) IGZO layer was similarly annealed at 300 °C, but in a humidity controlled box at 45% R.H.

To ensure good IGZO contact, Al top source-drain (S-D) contacts were deposited by thermal evaporation through a shadow mask immediately upon completion of inkjet printing, with the total time in ambient  $<1$  h. Device substrates were typically held under high vacuum ( $\sim 1 \times 10^{-6}$  Torr) for 2 h before contact deposition. After depositing 60 nm Al ( $\sim 1$  Å/s deposition rate), the devices were removed and stored under N<sub>2</sub> in the dark. Devices were characterized electrically  $\leq 18$  h after contact deposition. TFT performance was found to be insensitive to this time interval. Device performance metrics were extracted from first scans of the transistor devices to avoid overestimation of performance via mechanisms related to filling of dielectric traps, hysteresis suppression, etc.<sup>87–89</sup>

To aid in extracting mobility, square Al capacitor pads (200  $\mu\text{m}$   $\times$  200  $\mu\text{m}$ ) were deposited concurrently with the S-D contacts (via shadow mask) and then measured in parallel with the transistors to obtain the capacitance as near the IGZO line as possible ( $\leq 500$   $\mu\text{m}$  lateral distance). Five devices were measured for each dielectric type and the data used to calculate the average electrical properties. Measurements were obtained using a three-point probe station in the dark at ambient temperature and humidity, with a locally written LabView program driving two Keithley 2400 SourceMeter units. Dielectric  $C$ – $V$  measurements were obtained via a Keithley 4200SCS semiconductor parameter analyzer system with a 30 mV input oscillation amplitude (OSC) at 10 kHz frequency.

**Atomic Force Microscopy (AFM).** All AFM images for surface roughness analysis were collected using a Dimension ICON (Bruker) AFM in air with tapping mode. Probe tips were sourced from AppNano with a tip radius of curvature  $\approx 6$  nm (ACTA) and spring constant 37 N/m driven at 300 kHz frequency.

**X-ray Photoelectron Spectroscopy (XPS).** XPS utilized a ThermoFisher ESCALab 250Xi equipped with a monochromated Al  $K\alpha$  X-ray source. An electron flood gun beam energy of 10 eV and an emission current of 0.002 mA were used for charge compensation. Spectra binding energy shifts were normalized relative to C 1s (285.0 eV) prior to peak fitting (XPS PEAK 4.1).

**X-ray Reflectivity (XRR).** X-ray reflectivity measurements were performed on an 18 kW Rigaku ATXG diffractometer. X-rays were generated from the Cu rotating anode (X-ray wavelength is  $\lambda = 0.1541$  nm) and collimated to produce a monochromated beam of dimensions 5.0 mm  $\times$  0.1 mm and  $1 \times 10^8$  photons per second flux at the sample surface. The XRR data were modeled and fitted by applying the Abeles matrix method used in the MOTOFIT package<sup>67</sup> to obtain the thickness, electron density, and interfacial roughness information of each layer.

## ASSOCIATED CONTENT

### Supporting Information

Dielectric capacitance data, device optical micrographs, IGZO/Hf-SAND TFT gate leakage data, ALD-HfO<sub>x</sub> AFM roughness data, and additional XRR data. This material is available free of charge via the Internet at <http://pubs.acs.org>.

## AUTHOR INFORMATION

### Corresponding Authors

\*E-mail: [m-hersam@northwestern.edu](mailto:m-hersam@northwestern.edu).

\*E-mail: [t-marks@northwestern.edu](mailto:t-marks@northwestern.edu).



## Notes

The authors declare no competing financial interest.

## ACKNOWLEDGMENTS

This work was supported by the MRSEC program of the National Science Foundation (Grant DMR-1121262), AFOSR (Grant FA9550-08-1-0331), and ONR (MURI Grant N00014-11-1-0690). AFM and XPS were performed at the NU NUANCE facility, which is supported by the NSF-NSEC, NSF-MRSEC, Keck Foundation, and State of Illinois, and X-ray reflectivity was performed at NU in the J. B. Cohen X-ray Diffraction Facility supported by the NSF-MRSEC. We thank Dr. A. Facchetti and Polyera Corporation for helpful discussions, access to the Dimatix materials inkjet printer and reference organic  $\pi$ -layer materials, and overall excellent support of this research. We thank Drs. J. Smith and J. Emery for helpful discussions. K.E. acknowledges the Hierarchical Materials Cluster Program (HMCP) of the Northwestern Graduate School for a graduate fellowship. Finally, we thank Dr. R. Divan (Argonne National Laboratory CNM) for access to CNM facilities under proposals 20093, 23720, and 28110.

## REFERENCES

- (1) Fortunato, E.; Barquinha, P.; Martins, R. *Adv. Mater.* **2012**, *24*, 2945–2986.
- (2) Kamiya, T.; Nomura, K.; Hosono, H. *Sci. Technol. Adv. Mater.* **2010**, *11*, 044305.
- (3) Jeong, J. K.; Jeong, J. H.; Choi, J. H.; Im, J. S.; Kim, S. H.; Yang, H. W.; Kang, K. N.; Kim, K. S.; Ahn, T. K.; Chung, H.-J.; Kim, M.; Gu, B. S.; Park, J.-S.; Mo, Y.-G.; Kim, H. D.; Chung, H. K. *Dig. Tech. Pap.—Soc. Inf. Disp. Int. Symp.* **2008**, *39*, 1–4.
- (4) Lee, J.-h.; Kim, D.-h.; Yang, D.-j.; Hong, S.-y.; Yoon, K.-s.; Hong, P.-s.; Jeong, C.-o.; Park, H.-s.; Kim, S. Y.; Lim, S. K.; Kim, S. S.; Son, K.-s.; Kim, T.-s.; Kwon, J.-y.; Lee, S.-y. *Dig. Tech. Pap.—Soc. Inf. Disp. Int. Symp.* **2008**, *39*, 625–628.
- (5) Jeong, J. K.; Jeong, J. H.; Yang, H. W.; Ahn, T. K.; Kim, M.; Kim, K. S.; Gu, B. S.; Chung, H.-J.; Park, J.-S.; Mo, Y.-G.; Kim, H. D.; Chung, H. K. *J. Soc. Inf. Disp.* **2009**, *17*, 95–100.
- (6) Nomura, K.; Ohta, H.; Ueda, K.; Kamiya, T.; Hirano, M.; Hosono, H. *Science* **2003**, *300*, 1269–1272.
- (7) Nomura, K.; Ohta, H.; Takagi, A.; Kamiya, T.; Hirano, M.; Hosono, H. *Nature* **2004**, *432*, 488–492.
- (8) Avouris, P.; Chen, Z.; Perebeinos, V. *Nat. Nanotechnol.* **2007**, *2*, 605–615.
- (9) Avouris, P.; Freitag, M.; Perebeinos, V. *Nat. Photonics* **2008**, *2*, 341–350.
- (10) Kelley, T. W.; Baude, P. F.; Gerlach, C.; Ender, D. E.; Muires, D.; Haase, M. A.; Vogel, D. E.; Theiss, S. D. *Chem. Mater.* **2004**, *16*, 4413–4422.
- (11) Berggren, M.; Nilsson, D.; Robinson, N. D. *Nat. Mater.* **2007**, *6*, 3–5.
- (12) Hennek, J. W.; Xia, Y.; Everaerts, K.; Hersam, M. C.; Facchetti, A.; Marks, T. J. *ACS Appl. Mater. Interfaces* **2012**, *4*, 1614–1619.
- (13) Kim, M.-G.; Hennek, J. W.; Kim, H. S.; Kanatzidis, M. G.; Facchetti, A.; Marks, T. J. *J. Am. Chem. Soc.* **2012**, *134*, 11583–11593.
- (14) Kim, M.-G.; Kanatzidis, M. G.; Facchetti, A.; Marks, T. J. *Nat. Mater.* **2011**, *10*, 382–388.
- (15) Kim, M.-G.; Kim, H. S.; Ha, Y.-G.; He, J.; Kanatzidis, M. G.; Facchetti, A.; Marks, T. J. *J. Am. Chem. Soc.* **2010**, *132*, 10352–10364.
- (16) Hosono, H. *Thin Solid Films* **2007**, *515*, 6000–6014.
- (17) Hosono, H.; Nomura, K.; Ogo, Y.; Uruga, T.; Kamiya, T. *J. Non-Cryst. Solids* **2008**, *354*, 2796–2800.
- (18) *Transparent Electronics: From Synthesis to Applications*; Facchetti, A., Marks, T. J., Eds.; Wiley-VCH: West Sussex, U.K., 2010.
- (19) Wager, J. F.; Keszler, D. A.; Presley, R. E. *Transparent Electronics*; Springer: New York, 2010.
- (20) Grover, M. S.; Hersh, P. A.; Chiang, H. Q.; Kettnering, E. S.; Wager, J. F.; Keszler, D. A. *J. Phys. D: Appl. Phys.* **2007**, *40*, 1335–1338.
- (21) Hoffman, R. L.; Norris, B. J.; Wager, J. F. *Appl. Phys. Lett.* **2003**, *82*, 733–735.
- (22) Norris, B. J.; Anderson, J.; Wager, J. F.; Keszler, D. A. *J. Phys. D: Appl. Phys.* **2003**, *36*, L105–L107.
- (23) Presley, R. E.; Hong, D.; Chiang, H. Q.; Hung, C. M.; Hoffman, R. L.; Wager, J. F. *Solid-State Electron.* **2006**, *50*, 500–503.
- (24) Presley, R. E.; Munsee, C. L.; Park, C. H.; Hong, D.; Wager, J. F.; Keszler, D. A. *J. Phys. D: Appl. Phys.* **2004**, *37*, 2810–2813.
- (25) Wager, J. F. *Thin Solid Films* **2008**, *516*, 1755–1764.
- (26) Waggoner, T.; Triska, J.; Hoshino, K.; Wager, J. F.; Conley, J. F., Jr. *J. Vac. Sci. Technol. B* **2011**, *29*, 04D115.
- (27) Hennek, J. W.; Smith, J. N.; Yan, A.; Kim, M.-G.; Zhao, W.; Dravid, V. P.; Facchetti, A.; Marks, T. J. *J. Am. Chem. Soc.* **2013**, *135*, 10729–10741.
- (28) Lee, D.-H.; Han, S.-Y.; Herman, G. S.; Chang, C.-H. *J. Mater. Chem.* **2009**, *19*, 3135–3137.
- (29) Han, S.-Y.; Lee, D.-H.; Herman, G. S.; Chang, C.-H. *J. Disp. Technol.* **2009**, *5*, 520–524.
- (30) Kim, G. H.; Kim, H. S.; Shin, H. S.; Ahn, B. D.; Kim, K. H.; Kim, H. J. *Thin Solid Films* **2009**, *517*, 4007–4010.
- (31) Marks, T. J. *MRS Bull.* **2010**, *35*, 1018–1027.
- (32) Hennek, J. W.; Kim, M.-G.; Kanatzidis, M. G.; Facchetti, A.; Marks, T. J. *J. Am. Chem. Soc.* **2012**, *134*, 9593–9596.
- (33) Facchetti, A.; Yoon, M.-H.; Marks, T. J. *Adv. Mater.* **2005**, *17*, 1705–1725.
- (34) Forrest, S. R. *Nature* **2004**, *428*, 911–918.
- (35) Okamura, K.; Nikolova, D.; Mechau, N.; Hahn, H. *Appl. Phys. Lett.* **2009**, *94*, 183503.
- (36) MacDonald, W. A.; Rollins, K.; Eveson, R.; Rustin, R. A.; Handa, M. *Dig. Tech. Pap.—Soc. Inf. Disp. Int. Symp.* **2003**, *34*, 264–267.
- (37) Sazonov, A.; Striakhilev, D.; Lee, C.-H.; Nathan, A. *Proc. IEEE* **2005**, *93*, 1420–1428.
- (38) Banger, K. K.; Yamashita, Y.; Mori, K.; Peterson, R. L.; Leedham, T.; Rickard, J.; Siringhaus, H. *Nat. Mater.* **2011**, *10*, 45–50.
- (39) Kim, Y.-H.; Heo, J.-S.; Kim, T.-H.; Park, S.; Yoon, M.-H.; Kim, J.; Oh, M. S.; Yi, G.-R.; Noh, Y.-Y.; Park, S. K. *Nature* **2012**, *489*, 128–132.
- (40) Anthony, J. E. *Chem. Rev.* **2006**, *106*, 5028–5048.
- (41) DiBenedetto, S. A.; Facchetti, A.; Ratner, M. A.; Marks, T. J. *Adv. Mater.* **2009**, *21*, 1407–1433.
- (42) Ponce Ortiz, R.; Facchetti, A.; Marks, T. J. *Chem. Rev.* **2010**, *110*, 205–239.
- (43) Yoon, M.-H.; Facchetti, A.; Marks, T. J. *Proc. Natl. Acad. Sci.* **2005**, *102*, 4678–4682.
- (44) DiBenedetto, S. A.; Frattarelli, D.; Ratner, M. A.; Facchetti, A.; Marks, T. J. *J. Am. Chem. Soc.* **2008**, *130*, 7528–7529.
- (45) Sangwan, V. K.; Ortiz, R. P.; Alaboson, J. M. P.; Emery, J. D.; Bedzyk, M. J.; Lauhon, L. J.; Marks, T. J.; Hersam, M. C. *ACS Nano* **2012**, *6*, 7480–7488.
- (46) Ha, Y.-G.; Emery, J. D.; Bedzyk, M. J.; Usta, H.; Facchetti, A.; Marks, T. J. *J. Am. Chem. Soc.* **2011**, *133*, 10239–10250.
- (47) Everaerts, K.; Emery, J. D.; Jariwala, D.; Karmel, H. J.; Sangwan, V. K.; Prabhumirashi, P. L.; Geier, M. L.; McMorro, J. J.; Bedzyk, M. J.; Facchetti, A.; Hersam, M. C.; Marks, T. J. *J. Am. Chem. Soc.* **2013**, *135*, 8926–8939.
- (48) Ha, Y.-G.; Facchetti, A.; Marks, T. J. *Chem. Mater.* **2009**, *21*, 1173–1175.
- (49) Ha, Y.-G.; Jeong, S.; Wu, J.; Kim, M.-G.; Dravid, V. P.; Facchetti, A.; Marks, T. J. *J. Am. Chem. Soc.* **2010**, *132*, 17426–17434.
- (50) Schlitz, R. A.; Ha, Y.-G.; Marks, T. J.; Lauhon, L. J. *ACS Nano* **2012**, *6*, 4452–4460.
- (51) Schlitz, R. A.; Yoon, K.; Fredin, L. A.; Ha, Y.-G.; Ratner, M. A.; Marks, T. J.; Lauhon, L. J. *J. Phys. Chem. Lett.* **2010**, *1*, 3292–3297.

- (52) Wang, L.; Yoon, M.-H.; Yang, Y.; Facchetti, A.; Marks, T. J. *Nat. Mater.* **2006**, *5*, 893–900.
- (53) Ju, S.; Facchetti, A.; Xuan, Y.; Liu, J.; Ishikawa, F.; Ye, P.; Zhou, C.; Marks, T. J.; Janes, D. B. *Nat. Nanotechnol.* **2007**, *2*, 378–384.
- (54) Byrne, P. D.; Facchetti, A.; Marks, T. J. *Adv. Mater.* **2008**, *20*, 2319–2324.
- (55) Kamiya, T.; Nomura, K.; Hosono, H. *J. Disp. Technol.* **2009**, *5*, 273–288.
- (56) Barquinha, P.; Fortunato, E.; Goncalves, A.; Pimentel, A.; Marques, A.; Pereira, L.; Martins, R. *Superlattices Microstruct.* **2006**, *39*, 319–327.
- (57) Chen, F.-H.; Her, J.-L.; Hung, M.-N.; Pan, T.-M. *Appl. Phys. Lett.* **2013**, *103*, 033517.
- (58) Kang, D. H.; Han, J. U.; Mativenga, M.; Ha, S. H.; Jang, J. *Appl. Phys. Lett.* **2013**, *102*, 083508.
- (59) Park, J.-S.; Jeong, J. K.; Mo, Y.-G.; Kim, H. D.; Kim, C.-J. *Appl. Phys. Lett.* **2008**, *93*, 033513.
- (60) Tsao, S. W.; Chang, T. C.; Huang, S. Y.; Chen, M. C.; Chen, S. C.; Tsai, C. T.; Kuo, Y. J.; Chen, Y. C.; Wu, W. C. *Solid-State Electron.* **2010**, *54*, 1497–1499.
- (61) Chiu, C. J.; Chang, S. P.; Chang, S. J. *IEEE Electron Device Lett.* **2010**, *31*, 1245–1247.
- (62) Munkholm, A.; Brennan, S.; Carr, E. C. *J. Appl. Phys.* **1997**, *82*, 2944–2953.
- (63) Als-Nielsen, J.; McMorrow, D. *Elements of Modern X-ray Physics*, 2nd ed.; Wiley: London, 2011.
- (64) Alaboson, J. M. P.; Wang, Q. H.; Emery, J. D.; Lipson, A. L.; Bedzyk, M. J.; Elam, J. W.; Pellin, M. J.; Hersam, M. C. *ACS Nano* **2011**, *5*, 5223–5232.
- (65) Zhu, P.; van der Boom, M. E.; Kang, H.; Evmenenko, G.; Dutta, P.; Marks, T. J. *Chem. Mater.* **2002**, *14*, 4982–4989.
- (66) Lin, W.; Lin, W.; Wong, G. K.; Marks, T. J. *J. Am. Chem. Soc.* **1996**, *118*, 8034–8042.
- (67) Nelson, A. J. *Appl. Crystallogr.* **2006**, *39*, 273–276.
- (68) Nakata, M.; Tsuji, H.; Sato, H.; Nakajima, Y.; Fujisaki, Y.; Takei, T.; Yamamoto, T.; Fujikake, H. *Jpn. J. Appl. Phys.* **2013**, *52*, 03BB04.
- (69) Wang, Y.; Sun, X. W.; Goh, G. K. L.; Demir, H. V.; Yu, H. Y. *IEEE Trans. Electron Devices* **2011**, *58*, 480–485.
- (70) Sanchez-Rodriguez, D.; Farjas, J.; Roura, P.; Ricart, S.; Mestres, N.; Obradors, X.; Puig, T. J. *Phys. Chem. C* **2013**, *117*, 20133–20138.
- (71) Takagi, A.; Nomura, K.; Ohta, H.; Yanagi, H.; Kamiya, T.; Hirano, M.; Hosono, H. *Thin Solid Films* **2005**, *486*, 38–41.
- (72) Germs, W. C.; Adriaans, W. H.; Tripathi, A. K.; Roelofs, W. S. C.; Cobb, B.; Janssen, R. A. J.; Gelinck, G. H.; Kemerink, M. *Phys. Rev. B* **2012**, *86*, 155319.
- (73) Zou, X.; Fang, G.; Yuan, L.; Tong, X.; Zhao, X. *Semicond. Sci. Technol.* **2010**, *25*, 055006.
- (74) Zou, X.; Fang, G.; Yuan, L.; Tong, X.; Zhao, X. *Microelectron. Reliab* **2010**, *50*, 954–958.
- (75) Chen, F.-H.; Her, J.-L.; Shao, Y.-H.; Li, W.-C.; Matsuda, Y. H.; Pan, T.-M. *Thin Solid Films* **2013**, *539*, 251–255.
- (76) Chen, F.-H.; Her, J.-L.; Shao, Y.-H.; Matsuda, Y. H.; Pan, T.-M. *Nanoscale Res Lett* **2013**, *8*, 18.
- (77) Chen, F.-H.; Hung, M.-N.; Yang, J.-F.; Kuo, S.-Y.; Her, J.-L.; Matsuda, Y. H.; Pan, T.-M. *J. Phys. Chem. Solids* **2013**, *74*, 570–574.
- (78) Cho, Y.-J.; Shin, J.-H.; Bobade, S. M.; Kim, Y.-B.; Choi, D.-K. *Thin Solid Films* **2009**, *517*, 4115–4118.
- (79) Kim, J.-H.; Kim, J.-W.; Roh, J.-H.; Lee, K.-J.; Do, K.-M.; Shin, J.-H.; Koo, S.-M.; Moon, B.-M. *Mater. Res. Bull.* **2012**, *47*, 2923–2926.
- (80) Lee, J.-M.; Cho, I.-T.; Lee, J.-H.; Cheong, W.-S.; Hwang, C.-S.; Kwon, H.-I. *Appl. Phys. Lett.* **2009**, *94*, 222112.
- (81) Lee, J. S.; Chang, S.; Koo, S.-M.; Lee, S. Y. *IEEE Electron Device Lett.* **2010**, *31*, 225–227.
- (82) Su, L.-Y.; Lin, H.-K.; Hung, C.-C.; Huang, J.-J. *J. Disp. Technol.* **2012**, *8*, 695–698.
- (83) Yuan, L.; Zou, X.; Fang, G.; Wan, J.; Zhou, H.; Zhao, X. *IEEE Electron Device Lett.* **2011**, *32*, 42–44.
- (84) Robertson, J. *Rep. Prog. Phys.* **2006**, *69*, 327–396.
- (85) Park, J.-S.; Jeong, J. K.; Mo, Y. G.; Kim, S. *Appl. Phys. Lett.* **2009**, *94*, 042105.
- (86) Lee, I.-K.; Lee, S.-W.; Gu, J.-g.; Kim, K.-S.; Cho, W.-J. *Jpn. J. Appl. Phys.* **2013**, *52*, 06GE05.
- (87) Sze, S. M. *Semiconductor Devices, Physics and Technology*, 2nd ed.; John Wiley & Sons: New York, 2002.
- (88) Braga, D.; Horowitz, G. *Adv. Mater.* **2009**, *21*, 1473–1486.
- (89) Yoon, M. H.; Kim, C.; Facchetti, A.; Marks, T. J. *J. Am. Chem. Soc.* **2006**, *128*, 12851–12869.